



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/540,614	03/31/2000	David W. Grawrock	042390.P8084	2176	
7590 02/23/2005			EXAM	EXAMINER	
William W Schaal			ZIA, SYED		
Blakely Sokoloff Taylor & Zafman LLP 12400 Wilshire Bouleyard 7th Floor			ART UNIT	PAPER NUMBER	
Los Angeles, CA 90025			2131		

DATE MAILED: 02/23/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		09/540,614	GRAWROCK, DAVID W.			
		Examiner	Art Unit			
		Syed Zia	2131			
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the	e correspondence address			
THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be y within the statutory minimum of thirty (30) d will apply and will expire SIX (6) MONTHS fro , cause the application to become ABANDO	timely filed lays will be considered timely. om the mailing date of this communication. NED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 28 Se	eptember 2004.				
2a)⊠	This action is <b>FINAL</b> . 2b) ☐ This	action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
4)⊠ 5)□	Claim(s) 1-23 is/are pending in the application.  4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed.  Claim(s) 1-23 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/o	wn from consideration.	,			
Applicat	ion Papers					
9)[	The specification is objected to by the Examine	ır.				
10)[	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.					
	Applicant may not request that any objection to the	drawing(s) be held in abeyance. S	see 37 CFR 1.85(a).			
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	• • • • • • • • • • • • • • • • • • • •	·			
Priority ι	under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreign  All b) Some * c) None of:  Certified copies of the priority documents  Certified copies of the priority documents  Copies of the certified copies of the priority documents  application from the International Bureau  See the attached detailed Office action for a list	s have been received. s have been received in Applica rity documents have been recei u (PCT Rule 17.2(a)).	ation No ved in this National Stage			
Attachmen		C				
1) 🔀 Notic 2) 🗌 Notic	e of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948)	4) L Interview Summa Paper No(s)/Mail				
3) 🔲 Infon	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date		I Patent Application (PTO-152)			

#### **DETAILED ACTION**

## Response to Amendment

This office action is in response to amendment filed on September 28, 2004. Original application contained Claims 1-23. Applicant amended Claim 14. The amendments filed on September 28, 2004 have been entered and made of record. Therefore, presently Claims 1-23 are pending for consideration.

### Response to Arguments

Applicant's arguments filed on September 28, 2004 have been fully considered but are most in view of the new ground(s) of rejection.

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person

having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

- 2. Claims 1-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ishac et al. (U.S. Patent No. 5,812,861), in view of Russell (U. S. Patent 4,841,492), and further in view of Brown (U. S. Patent 6,487,667).
- 3. Regarding Claim 1 Ishac teach a method (Fig.1-4) comprising:

implementing an integrated circuit device within an electronic system, the integrated circuit device including an override disable pin (col.6 line 18 to col.7 line 14); and

preventing modification of a representation of a primary pass-phrase when the override disable pin is asserted, the primary pass-phrase permitting access to stored information within the electronic system (col.7 line 40 to col.9 line 20).

Although the system disclosed by Ishac shows the all features of the claimed limitation, but Ishac does not specifically disclose output disable pin.

In an analogous art, Russell, on the other hand discloses integrated circuit environment of an output disable pin (OD pin) connected to phase selector of a transmit focus block (Fig. 6B, Item 22, col.10 line 10 to line 11col.11 line 40 to line 41).

Therefore, It would have been obvious to one ordinary skilled in the art at the time of invention to combine the teachings of Ishac and Russell, because Russell's method of overriding (i.e. disabling) by specifically using a hardware pin installed in a integrated circuit would not only provide ability to disable the override by installing an integrated output disable pin in the system of Ishac during accessing information stored within electronic system but will also provide

safeguards against attempt by unauthorized person to breach security of system by disabling the pin.

The system of Ishac and Russell teaches external powerdown signal recognized by powerdown controller but does not expressly disclose pass-phrase.

However, Brown teaches and discloses a pass-phrase authentication scheme that provides a way to authenticate users and services using a pass-phrase (col.21 line 38 to line 41, and col.7 line 45 to col.8 line 5).

Therefore, It would have been obvious to one ordinary skilled in the art at the time of invention to combine the teachings of Ishac and Brown, because Brown's method of providing the passphrase input information from one or more user input devices, such as keyboard, , a mouse, or a microphone would not only provide ability to input pass-phrase in different mode and will also different representation of stored pass-phrase during identification and authentication.

4. Regarding Claim 9 Ishac teach a method (Fig. 1-4) comprising:

enabling access to stored information within an electronic system upon assertion of an override disable pin of an integrated circuit device (col.6 line 18 to col.7 line 14); and

disabling access to the stored information despite assertion of the override pin of the integrated circuit device when an override disable pin of the integrated circuit device is asserted prior to assertion of the override pin (col.7 line 40 to col.9 line 20).

Although the system disclosed by Ishac shows the all features of the claimed limitation, but Ishac does not specifically disclose output disable pin.

Application/Control Number: 09/540,614

Art Unit: 2131

In an analogous art, Russell, on the other hand discloses integrated circuit environment of an output disable pin (OD pin) connected to phase selector of a transmit focus block (Fig. 6B, Item 22, col.10 line 10 to line 11col.11 line 40 to line 41).

Page 5

Therefore, It would have been obvious to one ordinary skilled in the art at the time of invention to combine the teachings of Ishac and Russell, because Russell's method of overriding (i.e. disabling) by specifically using a hardware pin installed in a integrated circuit would not only provide ability to disable the override by installing an integrated output disable pin in the system of Ishac during accessing information stored within electronic system but will also provide safeguards against attempt by unauthorized person to breach security of system by disabling the pin.

The system of Ishac and Russell teaches external powerdown signal recognized by powerdown controller but does not expressly disclose pass-phrase.

However, Brown teaches and discloses a pass-phrase authentication scheme that provides a way to authenticate users and services using a pass-phrase (col.21 line 38 to line 41, and col.7 line 45 to col.8 line 5).

Therefore, It would have been obvious to one ordinary skilled in the art at the time of invention to combine the teachings of Ishac and Brown, because Brown's method of providing the pass-phrase input information from one or more user input devices, such as keyboard, , a mouse, or a microphone would not only provide ability to input pass-phrase in different mode and will also different representation of stored pass-phrase during identification and authentication.

### 5. Regarding Claim 14 Ishac teach a method (Fig.1-4) comprising:

Application/Control Number: 09/540,614

Art Unit: 2131

enabling placement of an integrated circuit device of an electronic system into an administrator mode upon assertion of an override disable pin of the integrated circuit device, data stored within the integrated circuit device can be cleared only when the integrated circuit device is placed in the administrator mode; (col.6 line 18 to col.7 line 14, and col.9 line 49 to line 65); and

disabling placement the of an integrated circuit device of the electronic system into the administrator mode despite assertion of the override pin of the integrated circuit device when an override disable pin of the integrated circuit device is asserted prior to assertion of the override pin (col.7 line 40 to col.9 line 20).

Although the system disclosed by Ishac shows the all features of the claimed limitation, but Ishac does not specifically disclose output disable pin.

In an analogous art, Russell, on the other hand discloses integrated circuit environment of an output disable pin (OD pin) connected to phase selector of a transmit focus block (Fig. 6B, Item 22, col.10 line 10 to line 11col.11 line 40 to line 41).

Therefore, It would have been obvious to one ordinary skilled in the art at the time of invention to combine the teachings of Ishac and Russell, because Russell's method of overriding (i.e. disabling) by specifically using a hardware pin installed in a integrated circuit would not only provide ability to disable the override by installing an integrated output disable pin in the system of Ishac during accessing information stored within electronic system but will also provide safeguards against attempt by unauthorized person to breach security of system by disabling the pin.

The system of Ishac and Russell teaches external powerdown signal recognized by powerdown controller but does not expressly disclose pass-phrase.

However, Brown teaches and discloses a pass-phrase authentication scheme that provides a way to authenticate users and services using a pass-phrase (col.21 line 38 to line 41, and col.7 line 45 to col.8 line 5).

Therefore, It would have been obvious to one ordinary skilled in the art at the time of invention to combine the teachings of Ishac and Brown, because Brown's method of providing the pass-phrase input information from one or more user input devices, such as keyboard, , a mouse, or a microphone would not only provide ability to input pass-phrase in different mode and will also different representation of stored pass-phrase during identification and authentication.

6. Regarding Claim 18 Ishac teach an electronic system (Fig.1-4) comprising:

a bus, a processor coupled to the bus, a system memory coupled to the bus, and an integrated circuit device coupled to the bus, the integrated circuit device including a memory (col.3 line 34 to line 64);

an override pin to enable access to information stored within the memory upon assertion of the override pin (col.6 line 18 to col.7 line 14);

an override disable pin to disable access to the information stored within the memory despite the assertion of the override pin when the override disable pin is asserted prior to assertion of the override pin (col.7 line 40 to col.9 line 20).

Although the system disclosed by Ishac shows the all features of the claimed limitation, but Ishac does not specifically disclose output disable pin.

In an analogous art, Russell, on the other hand discloses integrated circuit environment of an output disable pin (OD pin) connected to phase selector of a transmit focus block (Fig. 6B, Item 22, col.10 line 10 to line 11col.11 line 40 to line 41).

Therefore, It would have been obvious to one ordinary skilled in the art at the time of invention to combine the teachings of Ishac and Russell, because Russell's method of overriding (i.e. disabling) by specifically using a hardware pin installed in a integrated circuit would not only provide ability to disable the override by installing an integrated output disable pin in the system of Ishac during accessing information stored within electronic system but will also provide safeguards against attempt by unauthorized person to breach security of system by disabling the pin.

The system of Ishac and Russell teaches external powerdown signal recognized by powerdown controller but does not expressly disclose pass-phrase.

However, Brown teaches and discloses a pass-phrase authentication scheme that provides a way to authenticate users and services using a pass-phrase (col.21 line 38 to line 41, and col.7 line 45 to col.8 line 5).

Therefore, It would have been obvious to one ordinary skilled in the art at the time of invention to combine the teachings of Ishac and Brown, because Brown's method of providing the pass-phrase input information from one or more user input devices, such as keyboard, a mouse, or a microphone would not only provide ability to input pass-phrase in different mode and will also different representation of stored pass-phrase during identification and authentication.

Application/Control Number: 09/540,614

Art Unit: 2131

Page 9

7. Claims 2, 3, 5-8, 10, 11, 13, 15-17, 19-21, and 23 are rejected applied as above rejecting Claims 1, 9, 14, and 18. Furthermore, the system of Ishac, Russell, and Brown teach and describe a system and method for protecting confidential information stored within an electronic (Ishac: Fig.1-4), wherein

the integrated circuit device comprises a package to form a packaged integrated circuit device (Ishac: col.7 line 27 to line 54);

- preventing of the modification of the primary pass-phrase includes setting a control storage element within the integrated circuit device upon assertion of the override disable pin (Ishac: col.11 line 10 to line 15; Brown: col.21 line 38 to line 41, and col.7 line 45 to col.8 line 5, Russell: Fig. 6B, Item 22, col.10 line 10 to line 11col.11 line 40 to line 41); and

disabling modification of the primary pass-phrase when the control storage element is set (Ishac: col.10 line 44 to col.11 line 9, and Brown: col.21 line 38 to line 41, and col.7 line 45 to col.8 line 5);

the integrated circuit device further includes an override pin which, when asserted, allows a stored representation of the primary pass-phrase to be modified (Ishac: col.11 line 23 to line 40, Brown: col.21 line 38 to line 41, and col.7 line 45 to col.8 line 5, and Russell: Fig. 6B, Item 22, col.10 line 10 to line 11col.11 line 40 to line 41);

the setting of the control storage element includes setting a bit of at least one control register configured for permanent state retention over a plurality of power (Ishac: col.7 line 15 to line 25);

- the preventing of the modification of the primary pass-phrase includes signaling a control application software initiating a request for modification of the pass-phrase that a user is

denied access to the stored information of the integrated circuit device unless the primary pass-phrase is correctly entered (Ishac: col.7 line 63 to col.8 line 62, and Brown: col.21 line 38 to line 41, and col.7 line 45 to col.8 line 5);

a primary pass-phrase that includes a hash value of the primary pass-phrase (col.8 line 39 to line 62, and Brown: col.21 line 38 to line 41, and col.7 line 45 to col.8 line 5);

control storage element includes at least one control register configured for permanent state retention over a plurality of power cycles (Ishac: col.10 line 53 to line 67);

the integrated circuit further comprises a package to contain the memory from which the override pin and the override disable pin protrude (Ishac: Fig.1-4, and Russell: Fig. 6B, Item 22, col.10 line 10 to line 11col.11 line 40 to line 41);

the memory of the integrated circuit device is non-volatile memory (Ishac: col.7 line 15 to line 25);

the integrated circuit device further includes a control storage (Ishac: col.4 line 39 to line 49);

the integrated circuit device 2 further includes a microcode to determine whether the override disable pin has been asserted prior to assertion of the override pin (Ishac: col.4 line 50 to col.6 line 7, and Russell: Fig. 6B, Item 22, col.10 line 10 to line 11col.11 line 40 to line 41).

8. Claims 4, 12, and 22 are rejected applied as above rejecting Claims 3, 11, and 21. Furthermore, the system of Ishac, Russell, and Brown teaches and describes a system and method for protecting confidential information stored within an electronic, wherein

- the control storage element is set after placing the electronic system in an administration mode upon correctly inputting the primary pass-phase into the electronic system (Ishac: col.6 line 18 to col.7 line 14, and col.9 line 49 to line 65, and Brown: col.21 line 38 to line 41, and col.7 line 45 to col.8 line 5);

- the control storage element of the integrated circuit device includes at least one control register configured for permanent state retention over a plurality of power cycles (Ishac: col.10 line 53 to line 67).

#### Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Syed Zia whose telephone number is 571-272-3798. The examiner can normally be reached on 9:00 to 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz Sheikh can be reached on 571-272-3795. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

sz February 11, 2005

ANDREW CALDWELL SUPERVISORY PATENT EXAMINER

andrew Caldio Q